Three-dimensional numerical analysis of switching properties of high-speed and non-volatile nanoelectromechanical memory by Nagami, T. et al.
1132 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 5, MAY 2007
Three-Dimensional Numerical Analysis of Switching
Properties of High-Speed and Nonvolatile
Nanoelectromechanical Memory
Tasuku Nagami, Hiroshi Mizuta, Member, IEEE, Nobuyuki Momo, Yoshishige Tsuchiya,
Shin-ichi Saito, Tadashi Arai, Toshikazu Shimada, and Shunri Oda, Member, IEEE
Abstract—Static and dynamic mechanical properties of the
movable ﬂoating gate are investigated for a newly proposed high-
speed and nonvolatile nanoelectromechanical memory, which fea-
tures a buckled ﬂoating gate incorporating the nanocrystalline
silicon quantum dots integrated onto the gate of a MOSFET.
By conducting a 3-D ﬁnite element simulation, we analyze the
structuralparameterdependenceoftheswitchingforceFS needed
for the buckled ﬂoating gate to ﬂip-ﬂop between its bistable states
and derive the relationship FS ∝ L−4 TZ 3
0,w h e r eL, T,a n d
Z0 represent the length, thickness, and equilibrium displacement
of the buckled ﬂoating gate, respectively. We demonstrate that
the switching frequency can be increased while maintaining the
switching force when we downscale all the ﬂoating gate dimensions
proportionally along with the scaling law. We also show that the
switching voltage can be reduced down to less than 15 V while
maintaining the ON/OFFoperation range of the sense MOSFET by
optimizing the cavity structure which sustains the inside buckled
ﬂoating gate.
Index Terms—Mechanical bistability, movable gate, NEMS,
nonvolatile memory, silicon nanodot.
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I. INTRODUCTION
O
VER the past few decades, the performance of very large
scale integrated circuits (VLSI circuits) has steadily been
improving by scaling down the dimensions of CMOSFETs. The
International Technology Roadmap of Semiconductors (ITRS)
[1] shows that the “Nano Era” for the CMOS started in 1999
with the gate length being shorter than 100 nm. The ITRS also
predicts that this “miniaturization” trend will be pursued fur-
ther, and the gate length will reach under 10-nm long in the next
decade. However, maintaining this top–down miniaturization
trend is getting exceedingly hard due to fundamental physical
and technological limitations, as well as of the economical
limitation.
Along with such an aggressive miniaturization trend of the
Si VLSI devices, various Si-based nanoelectromechanical sys-
tems (NEMS) have recently been developed by making the
characteristic length (such as the resonator length) smaller, and
their mechanical and electrical properties have been investi-
gated [2]–[5]. For example, the oscillation frequency of over
1GHzhasalreadybeenreportedforthe1.1-µm-longSiC-based
beam [5]. Since the operation speed of the NEMS increases
primarily in inverse proportion to the square of the beam
length, the extremely fast NEMS with the switching time close
to the electronic devices may be realized by reducing their
dimensions even smaller. It may therefore be worthwhile to
consider integrating the NEMS components into conventional
Si devices for adding new functionality [6], [7].
We have recently proposed a new fast and nonvolatile
memory device [8] based on the bistable operation [9], [10]
of the submicrometer-long NEMS structure, combined with
the nanocrystalline (nc) Si quantum dots [11]. A concept of
nonvolatile memory based on the mechanical bistability of a
micromachined bridge has been reported in [12]. Our NEMS
memory features a suspended SiO2 beam formed in the cavity,
which incorporates the nc-Si dots as a single-electron storage
[Fig. 1(a) and (b)]. The beam is bent steady either upward
or downward, and its both ends are clamped at the cavity
sidewalls. When the gate voltage is applied, the charged beam
moves in the cavity via electrostatic interactions between the
gate electrode and the charge stored in the beam. A positional
displacement of the beam changes the surface potential of
the MOSFET sitting underneath and is therefore sensed as a
shift of its threshold voltage. Write and erase operations of
the NEMS memory are not associated with charge tunnelling
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Fig. 1. (a) Schematic illustration of a NEMS memory device featuring a
buckled ﬂoating gate suspended in the cavity above the sense MOSFET and
(b) a multiscale ﬂoating gate consisting of a 2-D array of nanometer-scale Si
dots embedded in a micrometer-scale SiO2 thin beam.
via the gate oxide and, therefore, do not cause any gate oxide
deterioration which limits the endurance cycles of the conven-
tional ﬂash memory. Mechanical fatigue of the beam should
be studied as it will limit the endurance cycle of our NEMS
memory, although amorphous SiO2 is supposed to be me-
chanically robust as demonstrated by the recent experimental
study of high-frequency mechanical vibration characteristics
for a SiO2 wire [13]. Various emerging memory devices have
been proposed and studied intensively, such as ferroelectric
RAM (FeRAM) [14], phase change RAM (PCRAM) [15], and
magnetic RAM [16]. All these competing devices, however,
need to adopt exotic materials which are not compatible with
the conventional Si manufacturing technology.
The use of suspended MEMS gate coupled with MOSFETs
has been studied for sensor applications [17], [18] over the past
decades. Methods of passivating the surface of the suspended
gates have been crucial as the device characteristics may vary
depending on how the surface bonds are terminated chemically.
The SiO2-based suspended gate employed in our NEMS mem-
ory seems to be immune against that sort of falling as it is
chemically robust.
In the recent experiment [8], we have fabricated a 3-µm-long
free-standing SiO2 single beam using a Si undercut etching
technique. Fabricated samples have shown that the beams bent
upward as a result of mechanical stress, stored in the SiO2
being released. The mechanical bistability of the beam has suc-
cessfully been demonstrated by using the nanoindentor loading
system [19]. The experimental result showed clearly that it is
possible to switch the beam from its upward bent state to the
downward one by applying the external force. At the same time,
however, we found that it is hard to estimate the switching
Fig. 2. (a) Fabrication process of the naturally bent SiO2 ﬂoating gate and
(b) modeling process of the initial ﬂoating gate structure by taking account of
the internal stress.
force quantitatively as it is comparable to or even smaller
than the load resolution of the nanoindentor system, which is
about 10 µN. It will also be increasingly difﬁcult to apply this
kind of direct characterization method as the beam dimensions
are scaled down to the submicrometer regime. In this paper,
therefore, we conduct the 3-D ﬁnite element simulation and
investigate the static and dynamic mechanical properties of the
beam to evaluate the switching power and speed of our NEMS
memory.
II. NUMERICAL ANALYSIS OF SWITCHING
CHARACTERISTICS FOR A NEM FLOATING GATE
A. Mechanical Bistability
In our past experiments [8], the test structure of the naturally
bent ﬂoating gate was fabricated in the following manner
[Fig. 2(a)]. A thin SiO2 layer of 50–100 nm in thickness
was formed on the Si substrate by using a thermal oxidation.
Introduction of oxygen atoms causes the volume expansion of
SiO2 compared with Si, and therefore, the stress is generated
at the SiO2/Si interface. A few micrometer-long gate was then
patterned by using the electron beam lithography, and the Si
region under SiO2 was etched out by applying anisotropic dry
etching, followed by isotropic etching. As a result of release
of the stress at the interface, the SiO2 beam was naturally
bent upward. In the present simulation, it is therefore crucial
to prepare the initial model structure by taking account of the
stress generated in the ﬂoating gate. We constructed a ﬂat SiO21134 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 5, MAY 2007
Fig. 3. (a) Structural parameters used for deﬁning the buckled ﬂoating gate
and (b) the beam displacement Z—external force per unit area F/S characteris-
tics calculated for the ﬂoating gate of 400 nm in length, 200 nm in width, and
20 nm in thickness. The embedded nc-Si dots are of 10 nm in diameter, and the
spacing between two adjacent dots is 10 nm.
beam structure incorporating a 2-D array of spherical nc-Si
dots. The ﬂat beam was compressed laterally from both ends,
and a small force was then applied onto the back surface in
a direction perpendicular to the ﬁlm. Degree of bending was
adjusted via the applied compression force to reproduce the
fabricated beam structures.
By using the initial beam structure prepared above, we
studied the beam deformation under the external force. The
beam dimensions are 400 nm in length L, 200 nm in width W,
and 20 nm in thickness T [Fig. 3(a)]. The embedded nc-
Si dots are of 10 nm in diameter, and the distance between
the adjacent dots is 10 nm. The beam was clamped at its
both ends, and the equilibrium upward displacement Z0 was
adjusted to 23 nm. We hereafter deﬁne an external force F.
A positive value shows that the beam is uniformly pushed
upward by using a force applied normal to the bottom surface.
A negative value shows that the beam is uniformly pushed
downward by using a force applied normal to the top surface.
We performed the nonlinear static analysis for the above beam
structure by using NEi Nastran [20]. We monitored the vertical
shift of the beam center from its equilibrium position Z by
sweeping the external force and calculated the displacement
Z-force F characteristics. As shown in Fig. 3(b), the Z−F
curveshowsahysteresisloop,andtheupperandlowerbranches
indicate the upward and downward bent beams, respectively.
It shows that the beam switches its state at F = ±FS, and
we deﬁne FS as the switching force. The mechanical bista-
bility at F = 0 represents two memory states of our NEMS
memory.
Fig. 4. (a) Switching force FS calculated as a function of the equilibrium
displacement Z0 for the beam length of 1.0, 2.0, and 4.0 µm. The width W
and thickness T a r eﬁ x e dt ob e1 . 0µm and 100 nm, and (b) FS−Z0 curves
calculated for various values of beam thickness T of 50, 100, and 150 nm with
L = 2.0 µma n dW = 1.0 µm.
B. Switching Force
Next, we analyze how the switching force FS depends on
the beam structural dimensions. FS was evaluated in the same
way as above for various values of the length L, width W,
thickness T, and the equilibrium displacement Z0 of the beam.
In the following analysis, we adopted the uniform beam struc-
ture composed of SiO2 for simplicity, and chose L = 2.0 µm,
W = 1.0 µm, and T = 100 nm as mean values for the beam
dimensions. This simpliﬁcation does not give any signiﬁcant
underestimation of FS as the volume ratio of the embedded
nc-Si dots to the entire SiO2 beam is only about 3%. We then
calculated FS as a function of Z0 for various sets of L, W,
and T. Fig. 4(a) and (b) shows the FS−Z0 curves obtained
for L of 1.0, 2.0, and 4.0 µm and those for T of 50, 100,
and 150 nm, respectively. The results show that FS increases
proportional to Z0 to the third power. It was also found that
FS increases inversely proportional to L to the fourth power
and proportional to T. On the other hand, there was virtually no
effect withvarying W which is0.5, 1.0, and 2.0 µm. As aresult,
we obtained the relationship between FS and the ﬂoating gate
dimensions expressed as FS ∝ L−4 TZ 3
0. This scaling nature
indicates that the switching force can be maintained when all
the dimensions of the beam are scaled down proportionally,
although the scaling law for the entire memory cell is still left
for our future study. In Fig. 5, the FS−Z0 characteristics are
compared for the original beam structure with L = 2.0 µm,
W = 1.0 µm, T = 100 nm, and those with all the dimensionsNAGAMI et al.: NUMERICAL ANALYSIS OF SWITCHING PROPERTIES OF NEM MEMORY 1135
Fig. 5. FS−Z0 characteristics calculated for the beams with downscaling all
the dimensions by 1/2 and 1/4. The horizontal axis indicates the normalized Z0
with the scaling factor n of 1, 1/2, and 1/4.
are made 1/2 and 1/4. It should be noted that the horizontal
axis shows normalized Z0 with the scaling factor n of 1, 1/2,
and 1/4. All three FS−Z0 curves ﬁt perfectly one another, and
this demonstrates that the above relationship between FS and
the ﬂoating gate dimensions is valid. Z0 may be controlled
by changing the stress introduced in the SiO2 layer. One of
the methods is to fabricate the SiO2 bridge by combining
the thermal oxidization which results in highly stressed SiO2
and chemical vapor deposition which gives almost stress-
free SiO2.
C. Switching Speed
We also studied the switching speed of the beam by con-
ducting NEi Nastran nonlinear transient response analysis. We
applied an instantaneous force to the top surface of the beam,
which was the minimum force to switch the initial beam state to
another, and monitored the transient motion of the beam. Three
beam structures were studied here: L = 2.0 µm, W = 1.0 µm,
T = 100 nm (BM1), L = 1.0 µm, W = 0.5 µm, T = 50 nm
(BM2), and L = 0.5 µm, W = 0.25 µm, T = 25 nm (BM3).
No internal and external damping mechanisms were taken into
considerationinthepresentsimulation.Dampingfactorsshould
be introduced into our future analysis for discussing the process
of stabilization of the beam after switching. In this paper,
however, we estimated the beam switching speed from the
oscillating period of the beam free from damping. Fig. 6(a)
plots the time dependence of the vertical beam displacement
Z obtained for BM2 with four different values of the equi-
librium displacement Z0. The transient beam displacement is
not simple sinusoidal because the beam oscillates between two
mechanical stable states. It also showed that the oscillation
period is heavily dependent of Z0. The switching times are 33,
19, 14, and 12 ns for 15.1, 26.6, 34.7, and 41.3 nm, respectively.
Fig. 6(b) plots the switching frequencies obtained for BM1,
BM2, and BM3 as a function of Z0. Note that the horizontal
axis indicates the normalized equilibrium displacement with
the scaling factor n of 1 (BM1), 1/2 (BM2), and 1/4 (BM3) in
the same way as in Fig. 5. The oscillation frequency decreases
linearly as Z0 is reduced with all other beam dimensions being
ﬁxed. The oscillation frequency increases in inverse propor-
tional to the dimensions of the beam. The switching speed of
Fig. 6. (a) Transient beam displacement Z calculated for the beam with
L = 2.0 µm, W = 1.0 µm, T = 100 nm, and various values of Z0 when the
minimum switching force was applied to the top surface of the beam at t = 0.
(b)TheswitchingfrequencycalculatedasafunctionofZ0 fortheoriginalbeam
structure and downscaled structures by the scaling factor n of 1/2 and 1/4. The
horizontal axis indicates Z0 normalized with n.
the beam, therefore, increases linearly by scaling down all the
beam dimensions.
III. DISCUSSION
A. Switching Voltage Reduction and Memory
Operational Range
In this section, we discuss the switching voltage of our
NEMS memory by using the semianalytical method. For sim-
plicity, we hereafter assume that the ﬂoating gate is a ﬂat beam
composed of a 20-nm-thick poly-Si layer sandwiched with two
40-nm-thick SiO2 layers [see Fig. 7(a)]. Length and width
of the ﬂoating gate are 2.0 and 1.0 µm, and other structural
parameters are shown in Fig. 7(a). We also assume that the
ﬂoating gate is placed in the cavity in parallel to the top
electrode and the substrate and simply moves up and down in
the cavity rather than being deformed. When the gate voltage is
applied, the force applied to the ﬂoating gate is expressed by
F = σFGES = σFG
Vg
d
S (1)
where E is the electric ﬁeld between the top electrode and the
substrate, S = L × W, σFG is the sheet charge density stored
in the ﬂoating gate, and d is the equivalent vacuum distance1136 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 5, MAY 2007
Fig. 7. (a) Schematic cross section of the simpliﬁed structure. Length and
widthoftheﬂoatinggateare2.0and1.0µm,respectively.(b)Switchingvoltage
VS calculated as a function of the sheet charge density σFG calculated with
various values of Z0.
between the top electrode and the substrate [21]. The switching
voltage VS is then given by
VS =
FSd
SσFG
. (2)
For evaluating VS by using (2), we used FS calculated numeri-
cally in the same way as in Section II-A. Fig. 7(b) shows VS as
a function of σFG calculated with various values of equilibrium
displacement Z0. We see that the switching voltage can be
decreased with reducing Z0.
ReductionofZ0,however,meansasmallerpositionalchange
of the ﬂoating gate at ON and OFF states, and it is anticipated
that electrical detection of the NEMS memory states, “0” and
“1,” becomes more difﬁcult. We calculated the relationship
between the surface potential and the stored charges by using
a simple capacitance circuit shown in Fig. 8. An upper ca-
pacitance CU is associated with the SiO2 ﬁlm under the gate
electrode, the upper air cavity, and the upper SiO2 ﬁlm of the
ﬂoating gate. A lower capacitance CL is associated with the
lower SiO2 ﬁlm of the ﬂoating gate and the lower air cavity.
We assume that the sense MOSFET is in n-type operation, and
therefore, a stored charge QFG in the ﬂoating gate is positive,
and the stored charges QU and QL in the capacitors CU and CL
are negative, respectively. For the equivalent circuit in Fig. 8,
we derive the following equation:
QU
CU
−
QL
CL
− ψS = 0( 3 )
Fig. 8. Simple capacitance circuit used for the NEMS memory. CU is
associated with the oxide ﬁlm under the electrode, the upper air cavity, and
the upper oxide ﬁlm of the ﬂoating gate. CL is associated with the lower oxide
ﬁlm of the ﬂoating gate and the lower air cavity.
by using the Kirchhoff’s voltage law. We also have the relation-
ship QU + QL = QFG, and the charge QS induced on the Si
substrate surface is equal to QL. The relationship between QS
and ψS is expressed as
QL
S
=QS
= ∓

2εSikTNA·

e−qψS/kT +
qψS
kT
−1

+
n2
i
N2
A
·

eqψS/kT −
qψS
kT
−1
1/2
(ψS>0 →− ,ψ S<0 → +) (4)
where εSi is the dielectric constant of the silicon, k is
Boltzmann constant, T is the room temperature (300 K), NA
is the acceptor concentration, and ni is the intrinsic carrier
concentration. From these equations, the relationship between
QFG and ψS is obtained, and we ﬁnally obtain the following
relationship:
σFG =
QFG
S
= −

1 +
CU
CL

· QS +
CUψS
S
. (5)
We assume that the ﬂoating gate moves down at the ON state
and up at the OFF state by the equilibrium displacement Z0 of
60 nm. Fig. 9 shows the Si surface potential ψS as a function of
the ﬂoating gate charge density σFG at the ON and OFF states.
We may deﬁne the operational range of the NEMS memory
as a range of σFG where the ON and OFF states are given by
the strong surface inversion and the surface depletion of the
MOSFET, respectively. The operational range is indicated by
a shaded region in Fig. 9. We evaluated the operational range
for various values of Z0 ranging from 66 nm down to 21 nm.
As shown in Fig. 10, the operational range becomes narrower
as Z0 is reduced. It should be noted that we do not have any
ﬁnite operational range for Z0 of 21 nm.NAGAMI et al.: NUMERICAL ANALYSIS OF SWITCHING PROPERTIES OF NEM MEMORY 1137
Fig. 9. Two solid curves show Si substrate surface potential ψS calculated
as function of σFG at the ON and OFF states. Upper and lower horizontal
broken lines indicate the minimum ψS for strong inversion mode operation
and the maximum for the depletion mode operation, respectively. A hatched
area indicates the operational range of the NEMS memory.
Fig. 10. Operational range spectra evaluated for various values of Z0 in the
same way as in Fig. 9.
B. Structural Optimization for Improving ON/OFF Range
As shown above, there is a certain tradeoff between decreas-
ingswitchingvoltageandincreasingoperationalrangewhenZ0
is varied. We therefore examined to optimize other structural
parameters without changing Z0 of 21 nm for improving the
operational range. Equation (5) indicates that the upper and
lower capacitances, CU and CL, are the key parameters deter-
mining σFG. We evaluated the operational range while varying
the upper and lower cavity heights, dau and dal, and the oxide
ﬁlm thickness under the gate electrode dom [see Fig. 7(a)].
Fig. 11(a) shows the operational ranges calculated for various
values of dau. The operational range improves by making the
upper cavity smaller, and we have a ﬁnite operational range
for dau less or equal to 60 nm. Fig. 11(b) shows that further
improvements can be achieved by reducing dom with dau being
ﬁxed to be 40 nm. Based on these guidelines for widening the
operational ranges, we evaluated the switching voltages for four
improved structures (Improved 1–4, see Table I) which provide
the ﬁnite operational ranges. Fig. 12 shows the switching volt-
ages VS calculated for Improved 1–4 as a function of σFG.A l l
the curves are shown using both a broken line and a thick solid
line. The ﬁnite solid lines indicate the operational range for
the individual improved structures. These results show that it is
possible to reduce VS down to 10–15 V while keeping a certain
range of operational window. It should be noted that the upper
and lower cavity dimensions were optimized carefully so that
Fig. 11. (a) Operational range spectra calculated for various values of dau
with Z0, dal, dom ﬁxed at 21, 100, and 100 nm, respectively, and (b) those
for various values of dom with Z0, dau, dal ﬁxed at 21, 40, and 100 nm,
respectively.
TABLE I
KEY STRUCTURAL PARAMETERS ADJUSTED FOR WIDENING THE
OPERATIONAL RANGE:U PPER AND LOWER CAVITY HEIGHTS
AND THE OXIDE FILM UNDER GATE ELECTRODE
the ﬂoating gate does contact either the gate or the substrate.
In our device structure, however, switching of the ﬂoating
gate is controlled via the electrostatic interaction between the
gate electrode and the charge stored in the ﬂoating gate, and
therefore, the pull-in phenomenon is less likely to occur, which
is common for conventional suspended metal gate structures
[6], [7]. For further reducing VS down to those for FeRAMs
and PCRAMs (typically 3–5 V), we should also optimize the
structural and material parameters of the outer cavity such as
the upper and lower cavity dimensions, thickness of the side
walls as well as the choice of material for them.
IV. CONCLUSION
Static and dynamic mechanical properties of the ﬂoating gate
structure have been investigated for the new NEMS memory1138 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 5, MAY 2007
Fig. 12. Switching voltage VS calculated as a function of σFG for various
improved structures with Z0 = 21 nm. The ﬁnite thick solid lines on the broken
curves indicate the operational range for the individual structures.
by using the 3-D ﬁnite element simulation. The structural
parameter dependence has been found for the switching force,
FS ∝ L−4 TZ 3
0, and it has been proven that FS is maintained
when all the ﬂoating gate dimensions are scaled down propor-
tionally. On the other hand, it has been found that the switching
frequency increases when the ﬂoating gate dimensions are
downsized along with the scaling law. It has been demonstrated
that the switching voltage may be reduced down less than 15 V
by optimizing the overall structures.
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